Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/NXP Semiconductors/MIMXRT1021/LPSPI1/CCR#0x0
Clock Configuration Register
SCK Divider
Delay Between Transfers
PCS-to-SCK Delay
SCK-to-PCS Delay
Copyright 2016-2020 NXP All rights reserved.
SPDX-License-Identifier: BSD-3-Clause
https://github.com/cmsis-svd/cmsis-svd-data